

UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER OF PATENTS AND TRADEMARKS Washington, D.C. 20231 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/844,958	04/27/2001	Milton J. Boden JR.	IR-2048 Div (2-2637)	1815
2352	7590 03/03/2003			
OSTROLENK FABER GERB & SOFFEN			EXAMINER	
1180 AVENU NEW YORK,	E OF THE AMERICAS NY 100368403		TRAN, T	HIEN F
			ART UNIT	PAPER NUMBER
			2811	
			DATE MAILED: 03/03/2003	

Please find below and/or attached an Office communication concerning this application or proceeding.

	Application No.	Applicant(s)	im			
	Application No.					
Office Action Cumment	09/844,958	BODEN, MILTON	J.			
Office Action Summary	Examiner	Art Unit				
The MAN INC DATE of this commission of	Thien F Tran	2811	due e e			
The MAILING DATE of this communication app Period for Reply	ears on the cover sheet with th	e correspondence add	iress			
A SHORTENED STATUTORY PERIOD FOR REPLY THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1.1 after SIX (6) MONTHS from the mailing date of this communication. - If the period for reply specified above is less than thirty (30) days, a reply - If NO period for reply is specified above, the maximum statutory period v - Failure to reply within the set or extended period for reply will, by statute - Any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b). Status	36(a). In no event, however, may a reply by within the statutory minimum of thirty (30) will apply and will expire SIX (6) MONTHS (6), cause the application to become ABANDO	e timely filed days will be considered timely, from the mailing date of this col DNED (35 U.S.C. § 133).	mmunication.			
1) Responsive to communication(s) filed on						
	is action is non-final.					
3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.						
Disposition of Claims			÷			
4) \boxtimes Claim(s) <u>29-46</u> is/are pending in the application	on.					
4a) Of the above claim(s) is/are withdraw	wn from consideration.					
5)⊠ Claim(s) <u>41 and 42</u> is/are allowed.						
6) \boxtimes Claim(s) <u>29-40,43 and 44</u> is/are rejected.						
7)⊠ Claim(s) <u>45 and 46</u> is/are objected to.						
8) Claim(s) are subject to restriction and/o	r election requirement.					
9)☐ The specification is objected to by the Examine	r.					
10) ☐ The drawing(s) filed on is/are: a) ☐ acce	pted or b)□ objected to by the E	xaminer.				
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).						
11) ☐ The proposed drawing correction filed on is: a) ☐ approved b) ☐ disapproved by the Examiner.						
If approved, corrected drawings are required in reply to this Office action.						
12) ☐ The oath or declaration is objected to by the Ex	aminer.					
Priority under 35 U.S.C. §§ 119 and 120						
13) Acknowledgment is made of a claim for foreign	n priority under 35 U.S.C. § 11	9(a)-(d) or (f).				
a) ☐ All b) ☐ Some * c) ☐ None of:						
1. Certified copies of the priority document	s have been received.					
2. Certified copies of the priority document	s have been received in Appli	cation No				
 3. Copies of the certified copies of the prio application from the International Bu * See the attached detailed Office action for a list 	reau (PCT Rule 17.2(a)).		Stage			
14) Acknowledgment is made of a claim for domesti	ic priority under 35 U.S.C. § 1	19(e) (to a provisional	application).			
a) ☐ The translation of the foreign language pro						
Attachment(s)						
1) Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 3) Information Disclosure Statement(s) (PTO-1449) Paper No(s)	5) Notice of Inform	mary (PTO-413) Paper No(s nal Patent Application (PTC				
S. Patent and Trademark Office						

Art Unit: 2811

DETAILED ACTION

Claim Rejections - 35 USC § 112

The following is a quotation of the second paragraph of 35 U.S.C. 112:

The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.

Claims 43 and 44 are rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention.

Claim 43 recites the limitation "said concentric rings" in line 1. There is insufficient antecedent basis for this limitation in the claim.

Claim 44 recites the limitation "said rings" in line1 and line 2. There is insufficient antecedent basis for this limitation in the claim.

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Claims 29-33 and 36-40 are rejected under 35 U.S.C. 103(a) as being unpatentable over Cogan et al. (USPN 5,298,781) in view of Floyd et al. (USPN 5,917,216) and Harada (USPN 5079,602).

Cogan et al. discloses a trench MOS gated device (Fig. 2) comprising a silicon wafer (102, 104) of one conductivity type (n-type) having a plurality of spaced shallow active trenches 111 containing respective gate structures; each of said active trenches

Art Unit: 2811

having partly vertical walls joined at their bottoms by respective trench bottoms; each of said active trenches containing a gate structure having a gate dielectric 112b on portions of its said vertical walls, a bottom dielectric 112a on the bottom and a conductive polysilicon plug as a gate electrode 114 contacting the interior surface of the gate dielectric 112b; a channel region 106 of opposite conductivity type (p-type) and an upper source region 108 comprising a diffusion; and a common source contact 110 contacting each of said source regions (108, 108a-108d); a common gate electrode 114 connected to each of said conductive plugs (114a, 114) in each of said active trenches containing a gate structure and a drain contact 118 connected to a drift region beneath said active trenches. Cogan et al. does not disclose the polysilicon gate electrode 114 being doped of n-type. However, it is well known in the art to have the polysilicon gate electrode doped of n-type as shown for example by Floyd et al. (see Fig. 1a) in order to increase the gate electrode conductivity. Therefore, forming the polysilicon gate electrode 114 of n-type impurity would have been obvious modification. Cogan et al. does not disclose a plurality of intermediate trenches each disposed between a respective pair of active trench gate structures. Harada discloses a plurality of intermediate trenches 14 each disposed between a respective pair of active gate structures (Fig. 8) wherein each of the intermediate trenches has partly vertical walls and trench bottom, each of the intermediate trenches having a shallow diffusion 16 of ptype extending from its walls and bottom and being filled with a conductive polysilicon plug 17 of p-type. Both Cogan et al. and Harada teach a vertical type MOS device, it would have been obvious to have the intermediate trench with a shallow diffusion of p-

Art Unit: 2811

type extending from its walls and bottom and being filled with a conductive polysilicon plug of p-type in Cogan et al. to improve the current capacity of the device. As a result, a plurality of intermediate trenches each disposed between a respective pair of active trench gate structures are formed, wherein each of the intermediate trenches has partly vertical walls and trench bottom, each of the intermediate trenches having a shallow diffusion of p-type extending from its walls and bottom and being filled with a conductive polysilicon plug of p-type in contact with source regions.

The modified Cogan et al. has the claimed structure with a thin gate dielectric and a thick bottom dielectric; therefore, it is inherent that the structure provides improved resistance to both high radiation and single event high energy charged particles (SEE).

Regarding claims 30 and 33, source regions (108, 108a-108d) between said active and intermediate trenches are of n-type.

Regarding claim 32, active trenches 111 are parallel elongated trenches.

Regarding claim 37, the gate dielectric 112b and the bottom dielectric 112a are silicon dioxide.

Regarding claim 38, the gate dielectric 112b has a thickness of 100 to 2500 angstroms. Assuming less than 900 angstrom is selected, the gate dielectric 112b has the claimed thickness.

Regarding claims 39 and 40, the bottom dielectric 112a has a thickness of 500-5000 angstroms. Assuming thickness of greater than 1300 angstrom is selected, the bottom dielectric 112a has the claimed thickness.

Art Unit: 2811

Regarding claims 31 and 36, the bottom dielectric and the gate dielectric include the claimed ranges, assuming the thickness of the gate dielectric and the thickness of the bottom dielectric are chosen within the disclosed ranges to have the same thicknesses as claimed, it is inherent that resistance to high radiation effects and resistance to SEE are optimized.

Claims 34 and 35 are rejected under 35 U.S.C. 103(a) as being unpatentable over Cogan et al. (USPN 5,298,781) in view of Floyd et al. (USPN 5,917,216) and Harada (USPN 5,079,602) as applied to claims 29-33 and 36-40 above, and further in view of Bulucea et al. (USPN 5,298,442).

The modified Cogan et al. does not disclose the active trenches containing gated structures are polygonal in topology and are symmetrical spaced and disposed over the surface of the silicon wafer wherein the source regions surrounding the at least a plurality of the active trenches. Bulucea et al. discloses vertical MOS device (Fig. 8) comprising active trenches 29 containing gated structures being polygonal in topology and symmetrical spaced and disposed over the surface of the wafer wherein the source regions 28 surrounding the at least a plurality of the active trenches. It would have been obvious to a person having ordinary skill in the art at hen time the invention was made to form the modified structure of Cogan et al. having the active trenches 111 containing gated structures being polygonal in topology and symmetrical spaced and disposed over the surface of the wafer wherein the source regions 108 surrounding the at least a plurality of the active trenches as taught by Bulucea et al. in order to suppress voltage

Art Unit: 2811

breakdown near the gate. As a result, the intermediate trenches surrounding the at least a plurality of the active trenches consisting of a trench of lattice shape in polygon.

Regarding claim 35, source regions (108, 108a-108d) between said active and intermediate trenches are of n-type.

Allowable Subject Matter

Claims 41 and 42 are allowed.

Claims 43 and 44 would be allowable if rewritten to overcome the rejection(s) under 35 U.S.C. 112, second paragraph, set forth in this Office action and to include all of the limitations of the base claim and any intervening claims.

Claims 45 and 46 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

The following is a statement of reasons for the indication of allowable subject matter: prior art references do not teach or make obvious a trench MOS gated device comprising a conductive polysilicon plug of said one conductivity type which acts as a gate electrode. The device further contains a termination structure comprising a plurality of concentric ring-shaped trenches surrounding the active area and extending radially from the active area toward the edge of the die; each of the plurality of ring-shaped trenches having a diffusion extending from its walls and bottom which is of the opposite conductivity type; each of the plurality of ring-shaped trenches having a conductive polysilicon plug of the opposite conductivity type; the plurality of ring-shaped

Art Unit: 2811

trenches being out of direct contact with the source contact and comprising floating rings.

Prior art references do not teach or make obvious a trench MOS gated device comprising a conductive polysilicon plug of said one conductivity type which acts as a gate electrode. The device further contains a termination structure comprising at least a ring-shaped trench surrounding the active area and extending from the active area toward the edge of the die; the ring-shaped trench having a diffusion extending from its walls and bottom which is of the opposite conductivity type; the of ring-shaped trench having a conductive polysilicon plug of the opposite conductivity type; the ring-shaped trench being out of direct contact with the source contact and comprising a floating ring.

Response to Arguments

Applicant's arguments filed 12-12-2002 have been fully considered but they are not persuasive. Applicant states that Harada's trench 14 is not filled with a polysilicon plug as recited in claim 29. The examiner respectfully disagrees with the remark because Fig. 8 of Harada teaches each trench 14 filled with doped polysilicon 17 containing a high concentration P-type impurity (see col. 6, lines 58-62).

Applicant further states that Harada discloses an IGBT which is not related to the MOS-gated device of the present invention. In other words, the two devices are two different types. The examiner respectfully disagrees with the remark because applicant's argument cannot replace evidence when evidence is necessary. In fact, page 3, lines 1-4, of the application under Brief Description of the Invention section, applicant discloses a MOSgated devices including IGBT. Thus, the two devices are

Art Unit: 2811

related and the device operations are not quite different as alleged by applicant.

Furthermore, the examiner relies only on the teaching of a polysilicon plug to increase the current capacity of the device, not the entire device of Harada.

Conclusion

The prior art made of record and not relied upon is considered pertinent to applicant's disclosure. Reference A is being cited because it show a trench MOS device.

THIS ACTION IS MADE FINAL. Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Thien F Tran whose telephone number is (703) 308-4108. The examiner can normally be reached on 8:30AM - 5:00PM Monday through Friday.

Art Unit: 2811

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Tom Thomas can be reached on (703) 308-2772. The fax phone numbers for the organization where this application or proceeding is assigned are (703) 872-9318 for regular communications and (703) 872-9319 for After Final communications.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is (703) 308-0956.

tt February 26, 2003

Thien Tran
Patent Examiner
Technology Center 2800